

INDIAN INSTITUTE OF TECHNOLOGY, ROORKEE
ADVERTISEMENT TO FILL UP PROJECT POSITIONS*

Dated: 14/10/2026

Applications are invited from Indian nationals only for project position(s) as per the details given below for the **research** project(s) under the Principal investigator **Prof. Anand Bulusu**, Deptt./Centre of **Electronics & Communication Engineering**, Indian Institute of Technology, Roorkee.

1. Title of project : GF University Centre
2. Sponsor of the project : GLOBALFOUNDRIES, U.S. INC. 2600 GREAT AMERICA WAY, SANTA CLARA, CA 95054
3. Project position(s) and number : Project Associate (1)
4. Qualifications (Eligibility) : B. Tech/B. Arch/M. Sc./M.A.
5. Emoluments : Rs. 35000 - Rs. 40000 + HRA
6. Duration : 1 Years
7. Job description : This project focuses on the design, optimization, and characterization of low-voltage Logic and SRAM IPs for ultra-low-power SoCs, targeting 0.45-V retention and always-on operation. Key activities include standard-cell library development, SRAM/memory-cell characterization methodology, timing/power/energy modeling, and PVT and process-variation-aware analysis. The work involves circuit simulation, library characterization, synthesis, STA, and power analysis using EDA tools. This also requires expertise in programming skills including Python/MATLAB. The project also explores near-/sub-threshold CMOS circuit design, with opportunities for PhD or MS by research and industry-based internships in collaboration with GlobalFoundries. Scope: The project focuses on the development of energy-efficient low-voltage Logic and SRAM IPs for next-generation ultra-low-power SoCs. The work encompasses standard-cell library design and characterization, SRAM/memory-cell characterization and methodology development, and optimization of always-on logic and 32-kHz RTC wake-up circuits at a 0.45-V retention supply. The project targets significant SoC power reduction through robust operation across low-voltage voltage regime, incorporating PVT/variability analysis, semiconductor-device understanding, VLSI and emerging-memory technologies, and EDA-based characterization.
Opportunities: 1. PhD/MS by Research: Opportunity to

pursue a research degree while working on industry-relevant low-voltage Logic and SRAM IP development. 2. Industry Internship: Opportunity for an industry-based internship during the course of the project through close collaboration with GlobalFoundries (GF). 3. Industry Exposure: Gain hands-on exposure to advanced semiconductor technologies, EDA-based design and characterization methodologies, and industry-oriented IP development. 4. Research & Innovation: Opportunity to contribute to research in ultra-low-power VLSI, SRAM/emerging memories, always-on computing, and near-/sub-threshold circuit design. 5. Publications & Technology Development: Scope for research publications, technology demonstrations, and development of practical low-power semiconductor IPs. Responsibilities: 1. Design and characterize low-voltage standard cells for operation at 0.45 V, targeting minimum power and energy with reliable timing. 2. Develop characterization methodologies and techniques for standard cells and SRAM/memory cells across PVT and process variations. 3. Develop and validate timing, power, energy, and leakage models for low-voltage logic and memory IPs. 4. Analyze and optimize Always-On logic and 32-kHz RTC wake-up circuits operating from the 0.45-V retention rail. 5. Perform EDA-based circuit simulation, library characterization, synthesis, STA, and power analysis to validate the developed IPs. 6. Contribute to research publications, technical reports, IP development, and industry oriented technology validation in collaboration with academic and GlobalFoundries

8. The selected candidate may get an opportunity for PhD admission.

9. Terms & Conditions:

1. Candidates before appearing for the interview shall ensure that they are eligible for the position they intend to apply.
2. Candidates desiring to appear for the Interview should submit their applications with the following documents through email or produce at the time of Interview:
 - CV
 - Degree Certificates
 - Experience Certificates
3. Candidate shall bring along with them the original degree(s)/certificate(s) and experience certificate(s) at the time of interview for verification.
4. Preference will be given to SC/ST candidates on equal qualifications and experience.

5. Please note that no TA/DA is admissible for attending the interview.

The Walk-in interview will be held at **HoD Conference Room, ECE Department** on **24/10/2026** at **03:00 PM**.

If selected, the candidate will be joining the position **as soon as possible**.

Please submit your application via email to: **vlsi-office@ece.iitr.ac.in**

Tel: +91-1332-285347

Prof. Anand Bulusu
Principal Investigator
Electronics & Communication Engineering
anand.bulusu@ece.iitr.ac.in


Dean
Sponsored Research & Industrial Consultancy
Indian Institute of Technology Roorkee
Roorkee-247667 (INDIA)

Signature of Dean SRIC



*To be uploaded on IIT Roorkee website and copy may be sent to appropriate addresses by PI for wider circulation.